

- 1 -

ELECTRONIC CIRCUIT EQUIPMENT USING MULTILAYER  
CIRCUIT BOARD



BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to an electronic circuit equipment using a multilayer circuit board that includes a built-in capacitor.

Description of the Prior Art

In accompaniment with the downsizing of a portable equipment, a technology for forming a passive component such as a capacitor into the board in order to enhance the mounting density has been becoming prevalent with the case of a cellular phone as its central trend. The technology that is in the mainstream at present is a one where a ceramic board is employed. Attention, however, is now focused on a resin-based passive element built-in board for the reasons that this board is light-weighted, not cracked, inexpensive, or the like. In the case of building a capacitor inside a board, employing a thin film capacitor whose capacitive density can be made higher is advantageous in downsizing the board. United State Patent 5,027,253 has disclosed a conventional technology concerning a board in which the thin film capacitor is buried. This technology will be explained below, using FIG. 4. The board includes a first signal

core 121 including a first thin film copper wiring 123 that has a first thin film copper electrode 125, a second signal core 131 including a second thin film copper wiring 123 that has a second thin film copper electrode 135 which overlays the first thin film copper electrode, and an epitaxial thin film 151 of a dielectric material positioned between the first thin film copper electrode and the second thin film copper electrode. Here, the first thin film copper electrode, the second thin film copper electrode, and the epitaxial thin film of the dielectric material form the integrally-buried type thin film capacitor 141 inside the multilayer circuit package 101. The first signal core and the second signal core are formed of a metal having a high electrical-conductivity, e.g., copper, silver, and aluminum. The epitaxial thin film of the dielectric material between the first thin film copper electrode and the second thin film copper electrode is formed of a sputtered film of ceramics, the representatives of which are, e.g., calcium titanate, barium titanate, aluminum oxide, beryllium oxide, and aluminum nitride. The formation of the structure like this makes it possible to implement, inside the package, the capacitor including the electrodes and the dielectric. Here, the electrodes have the electrical-conductivity higher than those of metals, e.g., Y, Ti, Zr, Ta, Hf, Nb, Mo, and W, and the dielectric has a dielectric-constant higher than those of oxides of, e.g., Y, Ti,

Zr, Ta, Hf, Nb, Mo, and W. This implementation allows a capacitor element to be removed from the package surface, thereby enlarging a package surface available for a logic circuit chip/module and thus enhancing the  
5 package density.

In the conventional multilayer circuit package that United State Patent 5,027,253 has proposed, there existed a problem that it is difficult to cause a ceramic, i.e., the dielectric material, to  
10 grow epitaxially on the first signal core. This is because the lattice constant of the metal such as copper, silver, and aluminum does not coincide with the lattice constant of the ceramic planned to grow on the metal. As a result, the sputtered thin film of the  
15 ceramic became more likely to exhibit an amorphous growth instead of the crystallization growth. The resultant amorphous thin film of the ceramic exhibits a lower dielectric-constant as compared with the epitaxial thin film that has grown by the crystalliza-  
20 tion growth. Accordingly, the capacity value of a capacitor fabricated using this amorphous thin film becomes smaller than that of the capacitor fabricated using the epitaxial thin film.

Moreover, when employing the easily oxidized  
25 metal such as copper or aluminum as the first signal core, sputtering the oxide ceramic thereon resulted in the following problem or the like: The sputtering oxidizes the surface of the metal that forms the first

signal core, thereby forming an oxide layer other than the ceramic thin film. This increases the thickness of the dielectric layer, thus lowering the capacity value.

Also, when the capacitor is built inside the  
5 multilayer circuit board, no limitation is imposed on the layout in order to enhance the mounting density. This condition makes it likely that a three-dimensional intersection will occur between the built-in capacitor and a signal line formed in a layer other than the  
10 layer where the capacitor has been formed. If the capacitor and the signal line intersect to each other, a signal interference occurs therebetween, thereby resulting in a problem that a deterioration occurs in the performance of the electronic circuit using this  
15 multilayer circuit board. In the conventional multilayer circuit package, no consideration has been given to the signal interference between the capacitor formed inside the multilayer circuit board and the signal line formed in the layer other than the layer where the  
20 capacitor has been formed.

Although there exist capacitors of a variety of uses, e.g., a for-impedance-matching capacitor and a bypass capacitor, as capacitors used in an electronic circuit, the performances requested for the respective  
25 uses differ from each other. In order to downsize further the electronic circuit using the multilayer circuit board, it is required to build as many capacitors as possible inside the multilayer circuit

board independently of the uses. However, if accuracy-requested capacitors, e.g., the for-impedance-matching capacitors, are built inside the multilayer circuit board, a manufacture variation in the capacity values  
5 becomes a serious problem. In the conventional multilayer circuit package, no consideration has been given to the accuracy-requested capacitors.

#### SUMMARY OF THE INVENTION

It is an object of the present invention to  
10 provide an electronic circuit equipment using a multilayer circuit board that includes a built-in thin film capacitor having a high dielectric-constant thin film dielectric.

The above-described object of the present  
15 invention can be accomplished by the following method:  
In the electronic circuit equipment using the multilayer circuit board on which a semiconductor chip is mounted, the thin film capacitor is provided on the multilayer circuit board. Next, a first electrode of  
20 the thin film capacitor and a first wiring of the multilayer circuit board are electrically connected to each other, and a second electrode of the thin film capacitor and a second wiring of the multilayer circuit board are electrically connected to each other, respec-  
25 tively. Finally, the thin film dielectric of the thin film capacitor is caused to grow epitaxially with the first electrode as its ground.

The employment of the method like this makes it possible to use, as the first electrode, a metal on the top portion of which the thin film dielectric can be grown epitaxially. The employment thereof also  
5 allows a high electrical-conductivity metal to be used as the first wiring conductor. As a result, it becomes possible to form, inside the multilayer circuit board, the thin film capacitor including the high dielectric-constant thin film dielectric.

10 Here, the following configuration is employed: Of the electrical connection between the first electrode and the first wiring and the electrical connection between the second electrode and the second wiring, at least one of the connections is established  
15 via a hole (hereinafter, referred to as "via-hole" or "through-hole") bored in a resin forming the multilayer circuit board, thereby performing the transmission/reception of a signal between the thin film capacitor and a wiring provided in another layer. This configuration  
20 allows the thin film capacitor to be formed in every layer inside the multilayer circuit board, thus making it possible to increase the degree of freedom in the board design.

Different conductors are deposited so as to  
25 form the first electrode and the first wiring into one and the same pattern. This formation allows the electrode and the wiring pattern to be formed without damaging the above-described features and using a

resist pattern formed by the same mask or film, which makes it possible to reduce the board manufacturing cost.

5       The second electrode is formed so that the area thereof is narrower than that of the thin film dielectric and the second electrode is positioned on the inner side of the thin film dielectric. This formation makes it possible to prevent the thin film capacitor from getting into a malfunction as a  
10 capacitor, thereby enhancing the reliability. Here, this malfunction occurs when the first electrode and the second electrode are electrically connected via an impurity adhering to an outer-circumference side surface of the thin film dielectric.

15       The coating of the thin film dielectric material can be performed to prevent the electrical short-circuit between the first electrode and the second electrode. This coating is effective on the manufacturing.

20       As the metal on the top portion of which the thin film dielectric can be grown epitaxially, it is preferable to use a metal selected from a group consisting of Ru, Pt, and Pd.

25       As the thin film dielectric that grows epitaxially on the metal selected from the group consisting of Ru, Pt, and Pd and that exhibits the high dielectric-constant, it is preferable to use a ceramic thin film of an oxide, the representative of which is

strontium titanate, or a nitride.

A metal selected from a group consisting of Cu, Au, Ag and Al that have a small conductive loss is preferable as the first electrode and the second

5 electrode.

Also, the first electrode is formed into a double-layer conductor layer having a first connection layer that is positioned on a plane of the first electrode opposite to the thin film dielectric and that  
10 is formed of a metal different from the metal of the first electrode. This formation increases the adhesion between the first electrode and the resin or the first wiring conductor bonded onto the plane of the first electrode opposite to the thin film dielectric, thereby  
15 being capable of enhancing the reliability. A metal selected from a group consisting of Cr, Mo, and Ti is preferable as the first connection layer as described above.

The second electrode is formed into a double-  
20 layer conductor layer having a second connection layer positioned on a plane facing the thin film dielectric and formed of a metal different from the metal of the second electrode. This formation increases the contact characteristics between the second electrode and the  
25 thin film dielectric, thereby being capable of enhancing the reliability. A metal selected from the group consisting of Cr, Mo, and Ti is preferable as the second connection layer as described above.



Also, of the first electrode and the second electrode, an electrode that is positioned nearer to a transmission-line conductor formed on the multilayer circuit board is set at the grounding potential. This  
5 setting makes it possible to reduce a signal interference between the transmission line and the electrode that has not been set at the grounding potential within the thin film capacitor having a capacity value with respect to the grounding potential. Consequently, no  
10 deterioration occurs in the performance of the electronic circuit equipment.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a perspective view for explaining a first embodiment of the electronic circuit equipment  
15 using the multilayer circuit board according to the present invention;

FIGS. 2A and 2B are a cross-sectional view and a diagram of the equivalent circuit, respectively, for explaining the first embodiment of the electronic  
20 circuit equipment using the multilayer circuit board according to the present invention;

FIG. 3 is a cross-sectional view for explaining a second embodiment of the electronic circuit equipment using the multilayer circuit board according  
25 to the present invention; and

FIG. 4 is a perspective view for explaining the conventional multilayer circuit package.

## DESCRIPTION OF THE EMBODIMENTS

Hereinafter, referring to the drawings, the explanation will be given in more detail concerning the embodiments of the electronic circuit equipment using  
5 the multilayer circuit board according to the present invention. Incidentally, the same reference numerals in FIGS. 1 to 4 denote the same or similar configuration components.

### 1. First Embodiment

10 Using FIG. 1 and FIGS. 2A and 2B, the explanation will be given below concerning the first embodiment of the present invention. FIG. 1 is a perspective view of the electronic circuit equipment using the multilayer circuit board in the first  
15 embodiment. FIG. 2A is a cross-sectional view of the electronic circuit equipment cut off along a one-point chain line A-A' in FIG. 1. FIG. 2B is a diagram of the equivalent circuit for the electronic circuit equipment.

20 A thin film dielectric 20 is sandwiched between a first electrode 11a and a second electrode 13a that overlays the first electrode to each other, thereby forming a thin film capacitor 52. A second connection layer 12a the area of which is equal to that  
25 of the second electrode 13a is provided between the second electrode 13a and the thin film dielectric 20. A first wiring conductor 10a the area of which is equal to that of the first electrode 11a is provided on a

plane of the first electrode 11a opposite to the thin film dielectric 20.

A back-surface conductor 16a provided on the back surface of the multilayer circuit board is connected to the first wiring conductor 10a via a via-hole 33a provided in a dielectric layer 23, thereby making it possible to perform, from the back-surface conductor 16a, the transmission/reception of a signal toward the first electrode side of the thin film capacitor 52. The back-surface conductor 16a corresponds to an input-and-output terminal 55 in the equivalent circuit. Also, the second electrode 13a is connected to an intermediate conductor 14a via a via-hole 31a provided in a dielectric layer 21, and the intermediate conductor 14a is connected to a front-surface conductor 15a via a via-hole 32a provided in a dielectric layer 22. A transmission-line conductor 50 is connected to the front-surface conductor 15a, and the transmission-line conductor 50 is connected via a bonding wire 41a to a pad 42a provided on a semiconductor element 40. This makes it possible to perform, from the pad on the semiconductor element via the transmission-line conductor 50, the transmission/reception of a signal toward the second electrode side of the thin film capacitor 52.

Similarly, the thin film dielectric 20 is sandwiched between a first electrode 11b differing from the first electrode 11a and a second electrode 13b

having an overlaying portion with this first electrode and differing from the second electrode 13a, thereby forming a thin film capacitor 53. A second connection layer 12b the area of which is equal to that of the  
5 second electrode 13b is provided between the second electrode 13b and the thin film dielectric 20. A first wiring conductor 10b the area of which is equal to that of the first electrode 11b is provided on a plane of the first electrode 11b opposite to the thin film  
10 dielectric 20. A back-surface conductor 16b differing from the back-surface conductor 16a is connected to the first wiring conductor 10b via a via-hole 33b provided in the dielectric layer 23, thereby making it possible to perform, from the back-surface conductor 16b, the  
15 transmission/reception of a signal toward the first electrode side of the thin film capacitor 53. The back-surface conductor 16b corresponds to an input-and-output terminal 56 in the equivalent circuit. Furthermore, in a portion of the first electrode 11b where the  
20 first electrode 11b does not overlay the second electrode 13b, the first wiring conductor 10b is connected to an intermediate conductor 14b differing from the intermediate conductor 14a via a via-hole 31b provided in the dielectric layer 21, and the inter-  
25 mediate conductor 14b is connected to a front-surface conductor 15b differing from the front-surface conductor 15a via a via-hole 32b provided in the dielectric layer 22. An inductor 51 is connected to

the front-surface conductor 15b, and the inductor 51 is connected via a bonding wire 41b to a pad 42b provided on the semiconductor element 40. Also, via through-holes 30 provided by penetrating the dielectric layers 21, 22, and 23, the second electrode 13b is connected to a back-surface conductor 16c further differing from the back-surface conductors 16a and 16b. Accordingly, setting the back-surface conductor 16c at the grounding potential allows the second electrode 13b to be set at the grounding potential. Here, a front-surface conductor 15c connecting the back surface of the semiconductor element 40 and further differing from the front-surface conductors 15a and 15b is also connected to the back-surface conductor 16c via the through-holes 30. The back-surface conductor 16c corresponds to a grounding terminal 57 in the equivalent circuit.

In the present embodiment, a planarized-surface treated rolled copper foil 70  $\mu\text{m}$  thick has been used as the first wiring conductors, and Ru becoming the first electrodes has been deposited on the copper foil by 0.2  $\mu\text{m}$  thick by sputtering. Moreover, strontium titanate is deposited as the thin film dielectric by 0.4  $\mu\text{m}$  by sputtering, and Cr is deposited as the second connection layers on the strontium titanate by 0.05  $\mu\text{m}$  by sputtering. Subsequently, 5 $\mu\text{m}$ -thick plated copper becoming the second electrodes is formed on the second connection layers. After the patterning is performed toward the respective layers,

the multilayer circuit board has been formed based on an ordinary printed-circuit-board fabricating process.

Although, as is the case with the ordinary printed circuit board, an epoxy resin has been used as the dielectric layers in the multilayer circuit board, such a resin as polyimide or teflon may also be used. Also, copper has been used not only as the first wiring conductors and the second electrodes but also as the front-surface conductors, the intermediate conductors, the back-surface conductors, the through-holes, and the via-holes. Copper has the high electrical-conductivity, and thus copper is the most suitable as a wiring material required to transmit a signal with a low-loss. In the case as well where Au, Ag, or Al is used, the similar effect can be obtained.

The first electrodes are not limited to Ru, and a VIII group metal, e.g., Pt and Pd, may also be used. Concerning the selection of these metals, it is preferable to select a one the lattice constant of which is close to that of the thin film dielectric to be deposited thereon. This selection makes it easy to cause the thin film dielectric to grow epitaxially. Also, these metals are very resistant to the oxidation, and accordingly these metals also play a role of preventing the first wiring conductors from being oxidized by the thin film dielectric containing oxygen.

As the thin film dielectric has a higher dielectric-constant and a thinner thickness, the area

of the thin film capacitor is made smaller, and thus the multilayer circuit board can be downsized even further. Although a ceramic thin film of the other oxides or nitrides may be used as the thin film dielectric, oxides exhibiting the perovskite structure, e.g., strontium titanate  $\text{SrTiO}_3$ , in the present embodiment and barium-strontium titanate  $(\text{Ba}, \text{Sr})\text{TiO}_3$ , are especially suitable as the thin film dielectric since the perovskite structure oxides exhibit a high dielectric-constant.

The present structure has allowed the thin film dielectric of the high dielectric-constant strontium titanate to grow epitaxially on the first electrodes formed of Ru, and further has permitted the first wiring conductors and the second electrodes to be formed of the high electrical-conductivity copper. This condition has made it possible to implement the electronic circuit equipment using the multilayer circuit board that includes the small-sized and high-performance built-in thin film capacitor having a large per-area capacity value and a small electrode/wiring conductive loss.

The via-holes or the through-holes have been connected to the first wiring conductors and the second electrodes of the thin film capacitor, thereby making it possible to perform the transmission/reception of a signal with the conductors provided in the other layers. This condition has permitted the thin film

capacitor to be formed inside the multilayer circuit board, thus making it possible to increase the degree of freedom in the board design.

5       The pattern formation of the first electrodes and the first wiring conductors has been performed by applying, to the double-layer conductors formed of Ru and copper, a resist pattern formed by the same film. This condition has made it possible to reduce the board manufacturing cost.

10       The second electrodes have been formed from the double-layer conductor layers having the second connection layers of Cr between the second electrodes and the thin film dielectric. This condition has increased the contact characteristics between the  
15 second electrodes and the thin film dielectric, thereby being capable of enhancing the reliability. The second connection layers are not limited to Cr, and a metal selected from the group consisting of Cr, Mo, and Ti is preferable as the second connection layers.

20   2. Second Embodiment

FIG. 3 is a cross-sectional view of the electronic circuit equipment using the multilayer circuit board for explaining a second embodiment of the present invention. The equivalent circuit for the  
25 present electronic circuit equipment is the same as the one used in the first embodiment and illustrated in FIG. 2B.

A thin film dielectric 20a is sandwiched



between the first electrode 11a and the second electrode 13a, thereby forming the thin film capacitor 52. The second connection layer 12a is provided between the second electrode 13a and the thin film dielectric 20a. The second electrode 13a is connected to the back-surface conductor 16a via the via-hole 33a provided in the dielectric layer 23. A first connection layer 17a is provided on a plane of the first electrode 11a opposite to the thin film dielectric 20a.

10 The first wiring conductor 10a is provided at a portion of the first electrode 11a which is positioned on the thin film dielectric 20a side and does not overlay the second electrode 13a and from which the thin film dielectric 20a has been removed. The first electrode

15 11a is connected to the front-surface conductor 15a via the first wiring conductor 10a, the via-hole 31a provided in the dielectric layer 21, the intermediate conductor 14a, and the via-hole 32a provided in the dielectric layer 22.

20 In the present embodiment, a polyimide film 200  $\mu\text{m}$  thick has been used as the dielectric layer 21, and thereon, Cr as the first connection layers by 0.05  $\mu\text{m}$  thick, Ru to form the first electrodes by 0.2  $\mu\text{m}$ , strontium titanate as the thin film dielectric by 0.3

25  $\mu\text{m}$ , and Cr as the second connection layers by 0.05  $\mu\text{m}$  have been deposited one after another by sputtering. After that, the patterning is performed in the order of the second connection layers and the thin film

dielectric, and thereon, copper becoming the first wiring conductors and the second electrodes are formed by 5  $\mu\text{m}$  by plating. After that, the patterning is performed toward the second electrodes, the first  
5 wiring conductors, the first electrodes, and the first connection layers. The conductors in the other layers, and the via-holes and the through-holes have been formed based on the ordinary printed-circuit-board fabricating process.

10           The above-described forming method permits the thin film dielectric to be formed on the surface of the highly planarized resin subsequently to the first connection layers and the first electrodes. This condition has made it possible to make the thickness of  
15 the thin film dielectric thinner which is planned for forming the capacitor without a pinhole, thereby being capable of further increasing the per-area capacity value of the thin film capacitor.

          Also, Cr of which the first connection layers  
20 are formed has increased the close contact characteristics between the first electrodes and the dielectric layer 21 of the polyimide film, thereby being capable of enhancing the reliability. The first connection layers are not limited to Cr, and a metal selected from  
25 the group consisting of Cr, Mo, and Ti is preferable as the first connection layers.

          According to the present invention, it becomes possible to obtain the electronic circuit

equipment using the multilayer circuit board that includes the built-in thin film capacitor having the high dielectric-constant thin film dielectric.

It will be further understood by those  
5 skilled in the art that the foregoing description has been made on embodiments of the invention and that various changes and modifications may be made in the invention without departing from the spirit of the invention and scope of the appended claims.